Next-generation High-Performance Computing (HPC) systems need to provide outstanding performance with unprecedented energy efficiency while maintaining servers at safe thermal conditions. Air cooling presents important limitations when employed in HPC infrastructures. Instead, two-phase onchip cooling combines small footprint area and large heat exchange surface of micro-channels together with extremely high heat transfer performance, and allows for waste heat recovery. When relying on gravity to drive the flow to the heat sink, the system is called a closed-loop two-phase thermosyphon. Previous research work either focused on the development of large-scale proof-of-concept thermosyphon demonstrators, or on the development of numerical models able to simulate their operation. In this work, we present a new ultra-compact microscale thermosyphon design for high heat flux components. We manufactured a working 8 cm height prototype tailored for Virtex 7 FPGAs with a heat spreader area of 45 mm × 45 mm, and we validate its performance via measurements. The results are compared to our simulator and accurately match the thermal performance of the thermosyphon, with error of less than 3.5% . Our prototype is able to work over the full range of power of the Virtex7, dissipating up to 60 W of power while keeping chip temperature below 60 • C. The prototype will next be deployed in a 10 kW rack as part of an HPC prototype, with anexpectedPowerUsageEffectiveness(PUE)below1.05. 
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INTRODUCTION
Energy efficiency is a major challenge in current and future High-Performance Computing (HPC) infrastructures. In the race towards exascale computing, rocketing rack densities require sustainable power consumption while keeping servers at safe thermal conditions. Cooling power has traditionally accounted for over 30% of the overall power consumption in air-cooled data centers [1] . Improvements in air-cooling subsystems, together with cooling-aware hardware and software techniques have allowed reductions on the average Power Usage Effectiveness (PUE) of data centers (i.e.,the ratio of total facility power to IT power), improved from 2.5 in 2007 to 1.65 in 2013 [2] , but has reached an stagnation in recent years. This is because, with increasing rack power densities, air-cooling becomes inefficient and insufficient due to its limited heat transfer capacity, impeding sufficient cooling provisioning. As a result, there has been a proliferation of pumped liquidcooling techniques, both single-and two-phase.
Single-phase water-cooled systems are easier to manufacture and demonstrate efficient heat transfer characteristics [3] . However, several benefits of two-phase cooling systems make them more appealing than single-phase solutions. First, they have higher heat transfer coefficients and lower power consumption, which makes them suitable for high-density HPC systems. Second, two-phase on-chip cooling combines the small footprint area and large heat exchange surface of micro-channels together with the extremely high heat transfer performance of evaporating flow. Third, since the coolant can work at a higher temperature, it allows heat recovery.
The ultimate cooling solution is to deploy efficient passive two-phase cooling systems, which rely on gravity to drive the flow to the heat sink. Such a system is called a closedloop two-phase thermosyphon. A thermosyphon enhances the thermal performance of current and future chip technologies and presents several advantages. First, its gravity-driven principle drastically reduces power consumption by eliminating pumping power. Second, it offers feasible opportunities for energy reuse of the waste heat. Finally, due to its passive nature, it is more reliable than traditional techniques as it does not utilize fans, pumps, and other mechanical components.
Previous research in this area either focused on the development of large-scale thermosyphon prototypes that served as proof-of-concept demonstrators [4] , [5] , or addressed the development of numerical models able to simulate the properties of mini-thermosyphons, in order to provide a design for 2U servers [6] , [7] . To the best of our knowledge, no real microscale thermosyphon prototype has yet been built and validated in a commercial platform.
In this work, we deswign, manufacture, and validate a new ultra-compact micro-scale thermosyphon for high heat flux components. We design the thermosyphon using an in-house steady-state simulator, obtaining a prototype of 8 cm height, specifically tailored for Virtex 7 FPGA chips with a footprint of 45 mm × 45 mm and a maximum Thermal Design Power (TDP) of 60 W. We manufacture a prototype and validate it against real measurements by using an in-house Thermal Test Vehicle (TTV) and an infrared microscope. The results obtained show the capability of our simulator to accurately match the real dynamics of the thermosyphon with less than 6.5% error. Our thermosyphon prototype is able to maintain the chip below 65 • C for the whole power supply range and will be deployed in a 10 kW rack as part of a heterogeneous high-performance computing platform, with an expected PUE below 1.05.
In particular, our main contributions are as follows:
• We improve previous numerical simulation models by better convergence for the steady-state, increasing its flexibility to simulate every kind of design. We prove how our simulation framework is a suitable tool for designing a real thermosyphon, as it matches the real system dynamics with an error below 6.5%.
• We design and manufacture a real thermosyphon prototype of 8 cm height, specifically tailored for Virtex 7 FPGA chips with an area of 45 mm × 45 mm and a TPD of 60 W, able to achieve a PUE of 1.05.
• By using an in-house TTV and an Infra-Red Microscope Fig. 1 . Thermosyphon loop principle we validate our prototype and prove that it is able to maintain the chip below 65 • C for the whole power range.
THERMOSYPHON FUNDAMENTALS Working principle of the thermosyphon
As shown in Fig. 1 , a typical thermosyphon is composed of a closed loop with four main parts including downcomer, evaporator, riser, and condenser. The height difference (H) between the condenser and the evaporator is of great importance since gravity plays a major role in the loop. Firstly, the refrigerant in liquid state, which is in the downcomer, evaporates partially in the evaporator thanks to the heat received from a heat source (FPGA chip in our case). The two-phase mixture, composed of vapor and liquid, raises by buoyancy in the riser until the condenser. In the condenser, the heat exchange turns the vapor back into liquid, and it falls to the evaporator through the downcomer. Since the density of the two-phase mixture in the riser is lower than the liquid in the downcomer, a flow rate is created under the gravity field. In the literature [4] , [5] , an accumulator, which is mainly a downcomer with larger section, is added to these four parts. This accumulator reduces the height change of the liquid level and, as a consequence, stabilizes the system for a large operating domain. In this case, a secondary water loop is used to cool down the refrigerant in the condenser via a counter-flow heat exchanger. In addition, to deal with high heat fluxes, the exchange surfaces in the condenser and evaporator are maximized by using microchannels with widths and heights of lower than 1 mm, and in order of millimeters, respectively. The height and the gravity field requirements for the thermosyphon pose a great challenge for design and manufacturing a micro-scale (less than 10 cm height and suitable for current chips) thermosyphons.
State-of-the-art on mini-thermosyphon design and manufacturing
The most recent thermosyphon built, which demonstrates comparable performance results to a pumped cooling loop system, has 15 cm height but a large footprint area of 1 m × 1 m [7] , [8] . This mini-thermosyphon validates the two flow regimes: i) gravitational dominant regime, and ii) frictional dominant regime. Moreover, it handles heat loads up to 158 W with a heat flux of 70 W /cm 2 while keeping the temperature of the chip below 58 • C. Moreover, the real data acquired allowed the validation of a steady-state numerical model, able to predict the chip temperature within 5% of error [6] , while its dynamic simulation framework predicts temperature and pressure with a maximum error of 0.4 K and 0.35 bar, respectively [4] . This setup and simulation framework allowed the design of a thermosyphon for a commercial 2U server [9] . However, this design was not manufactured and tested on a real system. The present work focuses on the design, manufacturing and testing of a micro-scale thermosyphon prototype for a commercial FPGA chip in an HPC system.
NUMERICAL SIMULATION MODEL
Transient thermosyphon numerical models have been proposed in previous work [4] , [5] , [9] , [6] . In this paper, we present a simplified steady-state numerical model.
The thermosyphon is modeled through three modules: I) a pipe module for both downcomer and riser, II) a condenser module, and III) an evaporator module. In addition, a separate module is considered to account for the singular pressure drop in connections (i.e elbows or reduction/increase of crosssectional flow area between different parts). In each module, the two-phase flow is modeled using a homogeneous plug flow model, with both phases in thermodynamic equilibrium. The two-phase flow is essentially reduced to a highly compressible single-phase flow that provides the possibility of keeping the same set of conservative equations for single-and two-phase flow. The overall fluid properties are thus derived from the vapor and the liquid properties. The latter is mixed thanks to the vapor quality and void fraction. A 1D steady-state flow is considered all over the loop. The set of conservative equations are derived from Navier-Stokes equations and simplified for this application. By considering a control volume V with a peripheral surface S, the conservation equations are as follows:
where z is flow direction, θ represents the angle between the horizontal and the flow direction, ρ is the density of the fluid, g is the gravity, P shows the pressure, H is the enthalpy,q is the heat flux received, and v represents the velocity of the fluid. As shown later, the frictional pressure drop and heat flux terms are given by empirical correlations.
We apply discretization to all modules by dividing the flow into N finite volumes, numbered from 0 < i < N. Thus, the total length is divided by N, which results in an infinitesimal length of ∆z. In this work, we experimentally found N equal to 100 to be sufficient. For each cell, the three conservative equations (1), (2), and (3) are solved.
Because of the inter-dependency of the developed steadystate equations, a pressure velocity coupling algorithm such as SIMPLE [10] or SIMPLEC [11] is required. However, these algorithms add a convergence loop and, hence, complexity to the model. We propose to use backward finite differences at every volume except for the pressure and enthalpy, for which the forward finite difference scheme is used in order to define the next finite volume. Since there could be error/delay between the considered volumes, they must be small enough to reduce the error effect. Although this inconsistency causes a spatial delay between the couples ρ/v, and H/P, it decreases the computational complexity of the model. In such way, pressure (P) and enthalpy (H) are known for the next volume, and we can entirely define the fluid state using CoolProp [12] , a free thermophysical property database. The previous equations are thus discretized as follows:
where the subscript i refers to the i th volume, as shown in Fig. 2 . The continuity (4), momentum (5), and energy equations (6) describe the 1D steady-flow and, thus, the flow in each thermosyphon part. The following subsections describe each thermosyphon module with their corresponding equations. The empirical correlations used in this work for different flow patterns are listed in Table 1 . The viscosity is computed according to the model presented by Beattie et al. [13] :
Pipe module
The pipe module is the simplest one since it only computes the conservative equations for a pipe, without any heat losses. The source term in the energy equation is thus equal to zero (q S V = 0). The frictional pressure drop is computed following the Friedel correlation for upward and downward flows [33] . This module takes as inputs the geometry of the pipe, the massflow rate, the pressure, and the enthalpy of the fluid at the inlet. The outputs are the velocity, pressure, and enthalpy at Costa-Patry and Thome [20] , updated three-zone model [21] , [22] , [23] , annular flow model [24] , [25] , [26] , [27] Shah and London
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Koyama [28] , Cavallini [29] , [30] , Kim and Mudawar [31] Kim and Mudawar [32] Cold footprint Hot footprint a) Condenser b) Evaporator Fig. 3 . Schematic view of the condenser and the evaporator the end of the pipe. The pipe is divided into N finite volumes, and starting from the fist one, the pressure and enthalpy are computed using equations (4), (5), (6) .
Condenser module
In this subsection, we describe the model of a counter flow heat exchanger, as shown in Fig. 1 and 3 . The inputs are the geometry of the channels in the hot and cold sides, the total dimension of the device, the mass-flow rate, and the pressure and enthalpy at the inlets of hot and cold sides. The outputs are the pressure and enthalpy at the outlets of the fluids. The model solves the conservative equations (4), (5), (6) for each finite volume in both hot and cold sides for one channel and assumes that it is the same across the channels. Starting from the inlet of the cold side, at each finite volume, the heat is conducted between both sides in 1D using the fin efficiency equations to provide the heat transfer coefficient to the footprint layer position. This layer is localized at the channel wall facing the opposite fluid side. The fin efficiency equations take into account the heat, in both hot and cold sides, which is spread into the fluid and the fins. The source term q in equation (6) is obtained from the footprint value.
where C h , C w , F w , e are, respectively, the channel height, the channel width, the fin width and the thickness of the separating layer. L and W represent the whole condenser/evaporator dimensions (see Fig. 3 ). The heat transfer coefficient h comes from the empirical correlations depending on the flow state as shown in Table 1 . Besides, since the two-phase heat transfer coefficient (h) correlation is a function of the heat flux q, a convergence loop is performed in each step using the NelderMead algorithm [34] . The initial value is obtained by:
where Q tot = H hot,out − H hot,in ·ṁ hot is the heat load.
Since the computation starts from the inlet of the cold side, the finite volume in the hot side at this position is one of the outputs of the numerical model and, thus, the state values are unknown. Therefore, the pressure and enthalpy in the hot side have to be first initialized. For the pressure, we assume no pressure drop. Hence, the outlet pressure is equal to the inlet pressure. For the enthalpy, we assume that the outlet temperature is equal to T hot − x · (T hot − T cold ). The value of x increases from zero to one until the first physical value is obtained, i.e. the hot fluid temperature is always higher than the cold one, for the whole channel length. Once all the finite volumes until the end of the heat exchanger are computed, the resulting inlets of the hot side are compared with the desired inputs. Thus, two errors exist: one over the pressure, and one over the enthalpy. The heat exchanger is now considered as a function whose inputs are outlet pressure and enthalpy for the hot side while the outputs are the norm of the errors. Finally, we use the Nelder-Mead algorithm to minimize this function and find the correct outlet values.
Evaporator module
The evaporator module is very similar to the condenser. Nonetheless, the conduction until the bottom of the chip is achieved through 2D steady-state conduction. In this 2D matrix, a constant heat flux is applied at the bottom boundary while the removal heat flux from the fluid is applied at the top.
To compute the heat received from the bottom of the package in the fluid finite volumes, the temperature at the bottom of the channels T f t p (corresponding to the top boundary of the 2D conduction matrix) is set to 1 • C higher than the inlet temperature of the fluid in the first step. Then, the heat flux q f t p is computed in the same than for the condenser module. However, instead of equation (12), we use:
where h f t p is the local heat transfer coefficient reported to the footprint location by fin efficiency equations (see Fig. 3 ). Since the correlation giving the heat transfer coefficient is a function of the heat flux, a convergence loop is performed at each fluid finite volume using Nelder-Mead algorithm. Therefore, the whole channel length is computed and the conduction matrix is solved using the removal heat flux calculated.Then, the new temperature T f t p is obtained and we iterate the loop until the heat load received from the fluid matches the amount of heat applied at the bottom of the 2D conduction matrix. Note that many layers with different heat conduction can be set up in the conduction matrix to simulate the thermal interface.
The maximum temperature at the bottom boundary matrix is considered as the temperature of the chip.
Thermosyphon loop
Having modeled all the thermosyphon parts independently, the challenge is how to link these modules together in a full simulation framework that finds the final values of the overall loop (i.e., the mass-flow rate, the pressure, and the enthalpy). The goal is to have a numerical model which takes the geometry, the filling ratio, the bottom chip heat flux, the mass-flow rate of the water, and the inlet temperature as inputs. The outputs are all characteristics of the thermosyphon, i.e., temperature, pressure and mass-flow rate of the refrigerant, chip temperature, enthalpy, etc.
The overall thermosyphon model runs each module one after the other by linking the outlets to the inlets. It starts right before the evaporator with initial values of pressure P start , enthalpy H start , and mass-flow rateṁ start . We assume that the saturated temperature of the refrigerant is equal to the outlet temperature of the water, which can be easily computed using the bottom heat flux. The initial enthalpy can be set such that the vapor quality is x = −0.01. The mass-flow rate is the most difficult parameter to approximate. As an initial guess, we assume the vapor quality at the outlet of the evaporator to be 0.4 ∼ 0.5 and then compute the mass-flow rate, as follows:
The pressure is assumed constant in the whole loop. In the first step, the assumed pressure P start does not change. The pressure and enthalpy at the end of the loop at the same initial location (before the evaporator), P end , H end should match the start values. If after one loop, the pressure is smaller than the initial assumption (P end < P start ), the pressure drop is too large and the mass-flow rate should be reduced for the next loop.
Indeed, in the thermosyphon loop, the sum of all frictional elements, pressure drops, and static pressure differences should be equal to zero. Hence, the following equation holds: (19) where ∆P error is the error on the pressure and should be zero.
To compute the next mass-flow rate, the total pressure drop of each module is considered as a singular pressure drop for which the pressure drop coefficient k should be computed as: 20) where A m is the cross sectional area of the module, and ρ m is the density at the beginning of the module of interest. By merging equations (19) and (20), one obtains:
This method prevents occurrence of the non-stable points highlighted by Lamaison et al. [9] . The average value between the initial and the last enthalpy (i.e.,
) is considered for the next loop. During this process, the initial pressure P start does not change until the mass-flow rate and the enthalpy converge. Next, the total mass of the system is compared with the initial one. The latter is computed by the initial inputs of the system, as follows: (22) where FR is the filling ratio (i.e., input of the model), and ρ l,ST is the density of the liquid at standard temperature. The convergence loop is run until we obtain an error over the mass lower than 1% of the initial mass. Fig. 4 shows an example of this process. For each point, the mass-flow rate and the enthalpy have converged. A small change of pressure induces a large mass variation, demonstrating the sensitivity right below the initial mass. This is mainly due to the increase of pressure drop in two-phase, i.e., a small pressure favors the evaporation and, thus, the reduction of the total mass. However, this effect is enhanced by the fact that the mass-flow rate is also reduced in order to match the increased pressure drop. The convergence over the mass is achieved on the 7 th iteration in the worst case. However, the convergence on the enthalpy and mass-flow rate takes around 30 iterations for the worst cases. The whole 
THERMOSYPHON DESIGN AND MANUFACTURING
Design Constraints
In this work, we consider a Virtex 7 FPGA with a footprint area of 45 mm × 45 mm mounted on a 20 cm × 20 cm PCB attached to server-size motherboard that hosts up to four PCBs. The motherboard contains a hole that provides space for the cooling system. The total power drawn by the FPGA is of 60 W, which we consider as TDP. Thus, using the models presented in the previous section, we ensure the capability of the design to handle 60 W. Fig. 5 shows a schematic view of the design and the final manufactured prototype. The footprint dimension of the thermosyphon is considerably constrained by the PCB dimension, the size of the hole in the motherboard, and the available space between two consecutive motherboards, which limits the total height of the thermosyphon to 10 cm. The footprint of the channel area of the evaporator is 45 mm × 45 mm to match the FPGA chip. Also, the channel area of the condenser is smaller and equal to 37 mm × 34 mm.
In addition, in order to make the PCB removable from the motherboard, quick connects for the coolant pipes were used. Moreover, as several motherboards can be stacked on top of the other, other PCBs constrain the dimension of the condenser, the riser, and the downcomer (see Fig. 6 ). For this reason, a vertical condenser (instead of horizontal) has been chosen, as shown in Fig. 5 .
At the inlet of the evaporator, we must have a singular pressure drop to avoid dynamical perturbance in the evaporator channels. At the outlet of the condenser, a great volume with a large cross section area is present which represents the accumulator.
Thermosyphon Characteristic Curve
The thermosyphon characteristic curve described by Bielinski and Mikielewicz [35] presents two regimes. First, at low heat loads, the gravitational dominant regime (GDR) presents an increase in the mass-flow rate with the heat load. In this region, the vapor quality at the outlet of the evaporator increases and, thus, the density of the two-phase mixture decreases, which results in a larger density difference between the riser and the downcomer. In the second region, at higher heat loads, the impact of the pressure drop overcomes this mixture density, and the mass-flow rate decreases with the power until it becomes zero. This is called the frictional dominant regime (FDR). Thus, the thermosyphon should cover the whole power range (up to TDP) without reaching the dry-out. Fig. 7 shows the predicted characteristic curve of the designed thermosyphon with R236fa and, FR = 0.5, and coolant temperature of 20 • C. Even until 120 W, the mass-flow rate increases with power and the thermosyphon stays in the GDR. The safety factor is, thus, at least 2.
Thermosyphon Manufacturing
Since the device fulfills the design requirements, it is manufactured using copper for the cold-plates (for evaporator and condenser), and stainless steel for the covers and the pipes. Brazing is used to assemble the copper cold-plates to the covers. Conventional brazing torch is challenging because of the small dimensions of the device, as brazing a spot may debraze neighbors through conduction. This is especially true for the condenser, which is a cold-plate with brazed covers on each side. For this reason, the device is assembled with brazing paste on the contact surfaces and, then, brazed at once in an oven at a controlled temperature of 750 • C. In order to check whether any channels are blocked by the brazing and to check the overall brazing quality, a tomography scanner is used on both the evaporator and the condenser, as shown in Fig. 8 . In this prototype, three channels over a total of 67 were blocked by the brazing, which is acceptable as it does not affect the performance of the prototype. In order to provide flexibility in the design, the condenser and the evaporator are not soldered together. Two screws (M3) maintain them attached and the air-tightness is obtained through four O-rings in perfluoroelastomer Kalrez at the extremities of the riser and the downcomer pipes. This material has been chosen to ensure the compatibility with a large range of refrigerants, also reducing any risk of wearout over time.
EXPERIMENTAL RESULTS AND VALIDATION Experimental setup
In order to validate the manufactured thermosyphon and the numerical model we use a Thermal Test Vehicle (TTV) consisting of a heat-plate which generates homogeneous heat flux imitating a CPU/FPGA chip. We design a PCB composed of a matrix of 20 SMD resistors and eight temperature sensors, and collect the temperature data via I 2 C bus using an Arduino board 1 every 100 ms. To provide an acceptably homogeneous heat flux, a copper plate is attached on top of the resistors. We fill the gap between the copper plate and the resistors with thermal paste 2 of high heat conductivity. The whole setup is shown in Fig. 9 .
In order to calibrate the sensors, we use one offset point. In this context, inside a thermally isolated box, the ambient temperature given by the sensors was compared to two PT100 probes. Besides, in a thermal bath, four K-type thermocouples were calibrated with the same PT100 probes from 20 to 80 • C. These thermocouples were attached to the riser, downcomer, and at the inlet and outlet of the water, and measure the outside walls of the thermosyphon and not directly the internal fluid. Although the thickness of the walls are relatively small (∼ 2 mm), the temperature readings are subject to conduction and the errors are thus difficult to estimate. To limit the losses by natural convection, an isolating material surrounds the device. A thermally controlled tank of five liters capacity equipped with a pump drives the water in the secondary loop. A filter of 90 µm is placed before the condenser to avoid any dirtiness inside the micro-channels. Finally, a flow-meter and a gate valve follow the thermosyphon. The whole facility is depicted in Fig. 10 Fig. 10 . Schema of the whole facility
Steady-state Results
The thermosyphon is charged with 8.04 g of R236fa, which represents a filling ratio of 50.4%. Fig. 11 shows the steadystate results for water mass-flow rate increasing from 3.59 to 6.88 kg/h with inlet temperature ranging from 20 to 30.7 • C for a heat load from 20 to 60 W. Fig. 11(a) illustrates the mean chip temperature, which increases linearly with the heat load. The variation of water mass-flow rate does not influence the chip temperature considerably. The slope increases slightly when the water mass-flow rate decreases. Moreover, when the mass-flow rate reduces by 48%, the temperature increases by 11% at 60 W. The change in the water temperature does not change the slope of the curve. However, it induces a larger rise in chip temperature, which is almost linear with the water temperature difference since a rise of 10.7 • C of the water induces an average increase of 11.35 • C of the chip. Although chip temperature depends highly in the specific packaging, the heat conductivity of our TTV is lower than in conventional chips and, therefore, represents a worst-case scenario.
The total thermal resistance, computed by
and plotted in Fig. 11(d) , shows a decrease, reflecting an increase of the overall vapor quality. In Fig. 11(b) we plot the water temperature difference and show how inlet temperature does not affect its value. Nevertheless, the mass-flow rate reduction increases the difference between the inlet and outlet water temperatures. Not only is the curve shifted upward, but also the slope increases. Finally, Fig. 11(c) shows the heat loss by natural convection, measured as the difference between the input electrical power and the energy received from the water formulated as q water =ṁ · cp water · ∆T water . The total loss increases with the heat load, which is coherent with the increase of the system temperature, and is below 12%.
Comparison with the numerical model
The predicted chip temperature values follow the trend that measurements with a tendency of under predicting the temperatures. The mean average percentage error (MAPE) is 3.46%. The increase of water temperature are predicted with a MAPE of 3.64%. Despite that the error over the thermal resistance is small since it is equal to 1.9%, the decreasing trend at low heat load is not represented. The explanation is that for these heat fluxes, the predicted chip temperatures show 
Transient Measurements
In order to mimic the dynamics of real chips, additional dynamic measurements were performed with the thermosyphon charged with a FR=57%: from the same operating point (23.7 W), 3 heat load jumps were applied, 6.27 W, 14.56 W and 23.2 W (see Fig. 12 ). The initial state was set with inlet water at 18.9 • C, 6.88 kg/h, and a FR=0.57. For the first jump, the chip temperature needed 40 seconds to reach its steady temperature while for the second and the third jumps 60 and 90 seconds were necessary, respectively. Our designed thermosyphon properly follows all these jumps. 
CONCLUSION
To enable energy-efficient HPC systems, there is a need to develop cooling solutions able to cool down high heatflux current and future chips with the lowest possible energy expense. In this work, we presented a simplified numerical simulation model that we used to design of an ultra-compact micro-scale thermosyphon of 8 cm height, specifically tailored for Virtex 7 FPGAs chips with an area of 45 mm × 45 mm and a maximum TDP of 60 W. We manufactured a microscale thermosyphon prototype and validated it against real measurements for the whole power supply range allowed in the commercial FPGA chip, while always keeping chip temperature below 65 • C for the whole power supply range. Our results enable the usage of our thermosyphon solution in a 10 kW rack as part of a heterogeneous HPC prototype deployment in a data center belonging to a relevant industry in Switzerland, with an expected Power Usage Effectiveness (PUE) below 1.05.
